

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE
United States Patent and Trademark Office
Address: COMMISSIONER FOR PATENTS
P.O. Box 1450
Alexandria, Virginia 22313-1450
www.uspto.gov

APPLICATION NO. FILING DATE		DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/655,595 09/06/2000		5/2000	William F. Beausoleil	POU9-2000-0045-US1	9321		
34313	7590	05/16/2005		EXAM	EXAMINER		
	HERRINGTO	STEVENS, 1	STEVENS, THOMAS H				
4 PARK PLA SUITE 1600				ART UNIT	PAPER NUMBER		
IRVINE, CA	4 92614-255	8	2123				

DATE MAILED: 05/16/2005

Please find below and/or attached an Office communication concerning this application or proceeding.

		Application No.	Applicant(s)				
		09/655,595	BEAUSOLEIL ET AL.				
O ₁	ffice Action Summary	Examiner	Art Unit	•			
		Thomas H. Stevens	2123				
The Period for Rep	MAILING DATE of this communicat ly	ion appears on the cover sheet wi	th the correspondence addres	ss			
THE MAILII - Extensions of after SIX (6) N - If the period f - If NO period f - Failure to rep Any reply rec	NED STATUTORY PERIOD FOR NG DATE OF THIS COMMUNICA time may be available under the provisions of 37 MONTHS from the mailing date of this communicator reply specified above is less than thirty (30) date or reply is specified above, the maximum statutory within the set or extended period for reply will, eived by the Office later than three months after the term adjustment. See 37 CFR 1.704(b).	TION. 7 CFR 1.136(a). In no event, however, may a ration. 195, a reply within the statutory minimum of thind ry period will apply and will expire SIX (6) MON by statute, cause the application to become AE	reply be timely filed by (30) days will be considered timely. ITHS from the mailing date of this commu	inication.			
Status		·					
1)⊠ Resp	onsive to communication(s) filed o	n <u>31 January 2005</u> .					
2a)⊠ This a	action is FINAL. 2b)[This action is non-final.	s non-final.				
• ——	this application is in condition for	· ·	•	erits is			
close	d in accordance with the practice t	under <i>Ex parte Quayle</i> , 1935 C.D	i. 11, 453 O.G. 213.				
Disposition of	Claims						
4)⊠ Claim	$a(s) \frac{1-5}{s}$ is/are pending in the application	cation.					
4a) O	f the above claim(s) is/are v	vithdrawn from consideration.					
5)∐ Claim	n(s) is/are allowed.						
-	ı(s) <u>1-5</u> is/are rejected.		•				
·	is/are objected to.		•				
8) Claim	n(s) are subject to restriction	n and/or election requirement.					
Application Pa	pers						
9)⊠ The s	pecification is objected to by the E	xaminer.					
10)☐ The drawing(s) filed on _ is/are: a)☐ accepted or b)☐ objected to by the Examiner.							
• •	ant may not request that any objection	• , ,	1 1				
•	cement drawing sheet(s) including the		-				
11)∐ Ine o	ath or declaration is objected to by	the Examiner. Note the attached	3 Office Action or form P1O-1	152.			
Priority under	35 U.S.C. § 119						
•	owledgment is made of a claim for b) Some * c) None of:	foreign priority under 35 U.S.C. §	} 119(a)-(d) or (f).				
1.	Certified copies of the priority do	cuments have been received.					
2.	Certified copies of the priority doo	cuments have been received in A	pplication No				
3.	Copies of the certified copies of t	· ·	received in this National Sta	ge			
* 0 41-	application from the International	, , , , , , , , , , , , , , , , , , , ,					
- See th	e attached detailed Office action fo	or a list of the certified copies not	received.	•			
Attachment(s)	foreness Cited (DTO 202)	. · · · · · · · · · · · · · · · · · · ·	Cumman, (DTO, 440)				
	ferences Cited (PTO-892) aftsperson's Patent Drawing Review (PTO-	-948) Paper No(Summary (PTO-413) s)/Mail Date				
3) X Information	Disclosure Statement(s) (PTO-1449 or PTO/Mail Date		nformal Patent Application (PTO-152	2)			
S. Patent and Trademark	· ' '		_· 				

Part of Paper No./Mail Date 5/9/05

Application/Control Number: 09/655,595 Page 2

Art Unit: 2123

DETAILED ACTION

1. Claims 1-5 were examined.

Section I Response to Applicants Remarks

Drawings

2. Applicants are thanked for addressing this issue. Objection is withdrawn.

Specification

3. Applicants are thanked for addressing this issue. Examiner acknowledges amended IDS. Objection is withdrawn.

Design Choice

3b. Examiner acknowledges applicant's response while stating the design choice explanation wasn't intended as a rejection.

35 U.S.C. § 112 Second Paragraph

4. Applicants are thanked for addressing this issue. The rejections are withdrawn.

35 U.S.C. § 103(a)

5. Applicant's arguments are persuasive; therefore rejection is withdrawn. However another ground of rejection has been considered by Catlin (U.S. Patent 4,797,604 (1989)) in view of Nishikdawa (U.S. Patent 6,122,443 (2000)).

Application/Control Number: 09/655,595 Page 3

Art Unit: 2123

Section II: Rejection (4th Office Action)

Specification

- 6. The amendment filed 1/31/05 is objected to under 35 U.S.C. 132(a) because it introduces new matter into the disclosure. 35 U.S.C. 132(a) states that no amendment shall introduce new matter into the disclosure of the invention. The added material that is not supported by the original disclosure is as follows:
 - Selected emulation board connector pins on the emulation board(s) comprising
 the emulation engine are connected through signal interfacing circuits and
 connectors on a one-for-one basis to the signal pins of the target system. Thus,
 each input or output signal of the target system is connected to a specified
 emulation processor output or input signal. Similarly, emulation processors may
 be connected to the monitoring and data capturing facilities.

Applicant is required to cancel the new matter in the reply to this Office Action.

Claim Rejections - 35 USC § 103

- 7. The factual inquiries set forth in *Graham* v. *John Deere Co.*, 383 U.S. 1, 148 USPQ 459 (1966), that are applied for establishing a background for determining obviousness under 35 U.S.C. 103(a) are summarized as follows:
 - 1. Determining the scope and contents of the prior art.
 - 2. Ascertaining the differences between the prior art and the claims at issue.
 - 3. Resolving the level of ordinary skill in the pertinent art.

 Considering objective evidence present in the application indicating obviousness or nonobviousness.

Page 4

- 8. The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:
 - (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 9. Claims 1-5 are rejected under 35 U.S.C. 103(a) as being obvious by Catlin (U.S. Patent 4,797,604 (1989)) in view of Nishikdawa (U.S. Patent 6,122,443 (2000)). Catlin teaches an in-circuit emulation of a processor that is mounted on a circuit board (abstract); but doesn't teach determining wire length. Nishikdawa teaches a method of wire length minimization (abstract).

At the time of invention, it would have been obvious to one of ordinary skill in the art to modify Catlin by way of Nishikdawa to effectively minimize the total wire length while avoiding an excess change to the layout (Nishikdawa: column 6, lines 15-20).

Claim 1. In an emulator that includes printed circuit boards (Catlin column 1, lines 15-24; column 1, lines 48-50) interconnected by a multi-conductor cable (Catlin: column 1, lines 29-32) with inputs at one end of the cable and corresponding outputs at the other cable end, a method for determining the length of the cable (Nishikdawa: column 6, lines 1-35) while the cable is installed in the emulator thereby interconnecting the printed circuit board comprising: prior to installing the cable, interchanging the inputs or

outputs of at least one pair of conductors (Catlin: column 2, lines 43-48) of the multi-conductor cable to denote a cable length (Nishikdawa: column 6, lines 1-35); inputting a test pattern to the cable (Catlin: column 3, lines 25-33) said test pattern comprised of binary data; collecting an output data pattern from the cable that results from the test pattern (Catlin: column 3, lines 45-50); determining the cable length (Nishikdawa: column 6, lines 1-35) from the output pattern (Catlin: column 3, lines 45-50); compiling an emulation program to account for each interchanged pair of conductors, the emulation program corresponding to a logical design for an integrated circuit (Catlin: column 3, lines 19-33).

Claim 2 The method for determining the length of the cable as in claim 1 (Catlin column 1, lines 15-24; column 1, lines 48-50; Nishikdawa: column 6, lines 1-35) wherein said test pattern is a pattern of alternating (inherent: logic devices or microprocessors, Catlin: column 1, lines 8-10) binary "1" and "0s."

Claim 3. The method for determining the length of the cable as in claim 1(Catlin column 1, lines 15-24; column 1, lines 48-50; Nishikdawa: column 6, lines 1-35) wherein one cable length is denoted by having no interchanged pair of conductors (defined output signals, thus defined inputs, Catlin: column 2, lines 52-56).

Claim 4. The method for determining the length of the cable as in

Art Unit: 2123

claim 2 wherein one cable length is denoted by having no interchanged pair of conductors (Catlin: column 3, lines 19-33).

Claim 5. A method for determining length of a multi-conductor cable installed in an emulation system, the emulation system having a first printed circuit board electrically communicating with a second printed circuit board (Catlin column 1, lines 15-24; column 1, lines 48-50) via the multi-conductor cable so that the emulation system (Catlin: column 1, lines 29-32) can execute an emulation program corresponding to a logic design, the multi-conductor cable having a plurality of inputs at one end and a corresponding plurality of outputs at the other end, comprising: prior to installing the cable, interchanging the inputs or outputs of at least one pair of conductors (Catlin: column 3, lines 45-50) of the multi-conductor cable to denote a cable length (Nishikdawa: column 6, lines 1-35); inputting a test pattern to the cables said test pattern comprised of binary data (inherent: logic devices or microprocessors, Catlin: column 1, lines 8-10); collecting an output data pattern from the cable that results from the test pattern; determining the cable length from the output pattern (Nishikdawa: column 6, lines 1-35); compiling the emulation program ("diagnostic feature", Catlin: column 1, lines 35-39) so that the interchanged pair of conductors is accounted for when the emulation program is run on the emulation system.

Conclusion

9. THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Correspondence Information

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Tom Stevens whose telephone number is (703) 305-0365, Monday-Friday (8:30 am- 5:30 pm) or contact Supervisor Mr. Kevin Teska at (703) 305-9704. The fax number for the group is 703-872-9306.

Any inquires of general nature or relating to the status of this application should be directed to the Group receptionist whose phone number is (703) 305-3900.

May 9, 2005

THS